Sine-Fitting Algorithms Implemented in 32-bit Floating Point Systems
نویسندگان
چکیده
1 Instituto de Telecomunicações, Department of Electrical and Computer Engineering, Instituto Superior Técnico, Technical University of Lisbon, Av. Rovisco Pais 1, 1049-001 Lisbon, Portugal Phone: +351-218418485; Fax: +351-218418472, e-mail: [email protected] 2 Instituto de Telecomunicações, Av. Rovisco Pais 1, 1049-001 Lisbon, Portugal e-mail: [email protected] 3 Instituto de Telecomunicações, Universidade de Évora, Departamento de Física, Rua Romão Ramalho, no. 59, 7000-671 Évora, Portugal, Phone: +351-266745300; e-mail: [email protected]
منابع مشابه
Fpga Based Implementation of Double Precision Floating Point Adder/subtractor Using Verilog
Floating Point operations is widely used in many areas, especially in signal processing. The greater dynamic range and lack of need to scale the numbers makes development of algorithms much easier. However, implementing arithmetic operations for floating point numbers in hardware is very difficult. The IEEE floating point standard defines both single precision (32-bit) and double precision (64-...
متن کاملA New Class of Floating-point Formats
Writing software for a 16-bit digital-signal processing (DSP) application is difficult. One of the main reasons for this difficulty is that the data formats available on a standard 16-bit compiler and processor do not provide adequate dynamic range or noise performance for many DSP applications at high speed. This problem has been widely recognized, and proposed solutions have been developed an...
متن کاملA PRNG specialized in double precision floating point numbers using an affine transition
We propose a pseudorandom number generator specialized to generate double precision floating point numbers. It generates 52-bit pseudorandom patterns supplemented by a constant most significant 12 bits (sign and exponent), so that the concatenated 64 bits represents a floating point number obeying the IEEE 754 format. To keep the constant part, we adopt an affine transition function instead of ...
متن کامل_________________________________________________________ISSC 2002, Cork
It has been shown that a 32-bit logarithmic arithmetic unit can operate faster than, and maintain the accuracy of, a 32-bit floating point unit. It uses the logarithmic number system (LNS), in which a real number is represented as a fixedpoint logarithm. In this paper we investigate the implementation of three fast affine projection (FAP) algorithms using LNS. We propose a simplified Conjugate ...
متن کاملDesign and Implementation of Complex Floating Point Processor Using Fpga
This paper presents complete processor hardware with three arithmetic units. The first arithmetic unit can perform 32-bit integer arithmetic operations. The second unit can perform arithmetic operations such as addition, subtraction, multiplication, division, and square root on 32-bit floating point numbers. The third unit can perform arithmetic operations such as addition, subtraction, multipl...
متن کامل